Abstract-To overcome the limitation of the silicon energy gap in electron volts 1.2V wluch leads to tllat the voltage reference is fixed at about 1.2V. a design of current-mode (CM) architecture CMOS bandgap voltage reference with afiitnry voltage value by setting tlie resistor value is presented liere with Ion 1.8-V power supply. Tlie siniiilation results indicate a temperature coefficient (TC) of jppmnPC froin -2OOC to 125C after triiiuiung and a.power supply rejeclion ratio (PSRR) of 64dB.
systems. So tlie conventional arclutecture is improperly used in the latest deep-submicron teclmologies whose power supply is equal to or lower than 1.2V. Tlus paper presents a low-voltage current-mode CMOS bandgap reference [3] [1] wluch architecture can provide arbitrary voltage reference value from 0 to near to the power supply by adjusting current ininor or tlie resistor R, indicated in Figure 1 . The complete circuit consists of a start-up circuit, an operational amplifier and the core block including hvo PNP bipolar junction transiston (BJTs).
I. Introduction

CM CMOS Bandgap Voltage Reference
Voltage rcference source circuitry of lugli stability and lug11 precision is a v e y imporlant block in the integrated circuit sucli as AD. D/A and other coimnunication systems. The complete circuit structure iiicludes a self-bias circuit and ii start-up block other than an op amp. which is presented in figure 2 .
A. Design of Opernfional Anrplijer
As is sliown in figure 2. MA1 and MA2 consistent of the dfleiential input pair of (he op auip. The design of op amp is also crucial. The offset voltage V, of tlie amplifier is one of the most main factors of which leads to drifts and instability of the absolute value of the reference voltage VmF. According to the formula (5). V, is amplified by a ratio factor RdRI.
Mainly tlie offset voltage V, depends on the effect of the mismatches of transistor size and tlmsliold voltage of the input dfierential pair of the op amp. V, is also relative to th: gain of the amplifier in open loop. To reduce V, and depress the disturbance due to the fluctuation of the power supply resulted in by the abrupt interfere fmin the surrounding circuiwtance. it is essential to improve the gain and PSRR of tlie amplifier as impossible as we can. In the design tlie periplieral MI and M2 outside tlie amplifer can be taken as a virtual amplifier stage of wlucb the output impedance is l/g, tlmt decided by the size of MI or M2. In addition, sufficient consideration for symmetrical and compact layout of tlie circuit system is absolutely necessay.
Inevitably the reference suffers froin not only the effect of MOS transistor offset but also the noise that is also increased by the resistor ratio RdR, as the offset. However. most of the noise~is wide-baud tlieniml noise and can be reduced by adding an RC low-pass filter at the output tenuiual V, , :
F i g 2 Coinplete Circuit of Bandgap Voltage Reference
It can be seen in figure 2 that MA13. MA12. MALI. MA10 aiid MAY fonii current iiumrs to provide bias current source for the input stage of the amplifier. Synchronously MA3. MAS. MA4. MA6 and MA7 also fonn a group of cunent iuirrors to provide bias current for output transistor MAS. In facl. bias voltage for tlie priiiialy stage current source MA13 is provided by tlle output of the amplifier. i. e. the= foniis a self-feedback access froin MA8 drain output to bias curreiit source MA9 tluougli current mirror MAl.3 inside tlie amplifier. The structure ensures tlie op amp Ins considerably stable bias current source as loiig 3s tlie output VREF keeps invariable.
C. Storr-up circuitrv
As is indicated in figure2. tlie start-up circuit is coiiiposed of MSI. MS2. MS3 and MS4. It will provide start-up current for Q Z arid op amp. MS4 is always n-orkiiig no inaner whether tlie aiiiplifier or tlie other parts of the system works iioniially or not. When the circuit operates in zero-cumnt state. tlie gate voltages of M1-M.3.
'I
L the same as that of MS3. are pulled high and close to supply V o~. The drain voltage of MS3 or MS4 is pulled low. and this tums on MSI and MS2 to inject current to the bandgap core circuitly by MSI and to tlie amplifier by MS2. Then the amplifier starts to operate and gradually pulls down it's output voltage. With tlie decrease of the gate voltage of MI. tlie amplifier forces the drain voltage of MI to increase. So the current is iiijected to MI and Q2.
Then the drain voltages of MS3 and MS-I pull high and cut off MS1 and MS2.
The WiL ratio of MS4 is critical since the loop of the reference core is destroyed if MSI and MS2 can't be coinpletely cut off after start-up. To ensure a complete cut-off of MSI and MS2. the W/L ratio of MS4 is chosen to be mnuch less than one. Fig.3 . PSRR of the Bandgap Reference The CM CMOS bandgap voltage reference circuitr). has bcen siniulated with HSPICE. The results as showed in figure -3 presents that the design is reasoaible when N=8.
Simulation Results
The mean voltage reference is about 73 1.G4mV when the resistor R3 was set at 33K ohm. and changes +_ 0.l2niV at rooin temperature 25°C xhen the power supply changes froin 1.60 to 2.0V and so the PSRR is G4dB by calculation. The measured TCs from -20°C to 125°C at different poner supply voltage V,=I.60. 1.70. 1.80. 1.90. and 2.OOV are shown in Fig. 3 . The ininiinum TC is close to jppin at V,=1.70. With'the extension of the teinperature range. the TC increases rapidly and with the decrease of powcr supply the PSRR descends. From fiyre -1. the zero TC appears when room tenperature is about 50OC. Coinpared with the structure incntioned in reference [GI. this voltage reference circuit with a low power supply consunies niucii less power of i.8mw.
IV. Conclusion
A 18V suppl) CMOS current-mode bandgap voltage rcfcrcnce is exhibited in this paper. The concise and regulable design stmctnre of the reference brings much And the reference Vmi is adjustable ~vhich won't be ilsed at the silicon eneigy gap voltage 1.2V The advantages mentioned above go beyond that of the conventional struch~re. The siinulation results of that TC==Sppid"C and PSRR=64dB reveal the design feasible.
